### REMARKS

Careful review and examination of the subject application are noted and appreciated.

## SUPPORT FOR THE SPECIFICATION AMENDMENTS

Support for the specification amendments may be found in the specification, for example, on page 12 lines 7-9 and FIG. 2, as originally filed. Thus, no new matter has been added.

## SUPPORT FOR THE CLAIM AMENDMENTS

Support for the claim amendments may be found in the specification, for example, on page 17 lines 4-8, page 21 lines 7-12 and FIGS. 5 and 6, as originally filed. Thus, no new matter has been added.

# OBJECTION TO THE DRAWINGS

While Applicants' representative does not necessarily agree with the requirement to label FIGS. 1 and 2, in order to further prosecution, FIG. 2 has been labeled "conventional" and FIG. 1 was previously labeled "conventional". A replacement FIG. 2 is submitted herewith. As such, the objection to the drawings should be withdrawn.

## OBJECTION TO THE SPECIFICATION

The objection to references for FIGS. 2A-2F in the specification has been obviated by appropriate amendment and should be withdrawn.

#### CLAIM OBJECTIONS

The objection to claim 1 for informalities has been obviated by appropriate amendment and should be withdrawn.

## CLAIM REJECTIONS UNDER 35 U.S.C. §102

The rejection of claims 1-18 under 35 U.S.C. §102(b) as being anticipated by Schenck '329 has been obviated in part by appropriate amendment, is respectfully traversed in part, and should be withdrawn.

Schenck concerns a method and system of minimizing simultaneous switching noise in an electronic device (Title).

Claim 1 provides (in part) inverting a plurality of signals only when at least a predetermined number of the signals transition in a predetermined direction. In contrast, Schenck appears to contemplate (see column 2, lines 16-30 and column 6, lines 44-61) inverting bus signals any time a majority of the bus signals transition in either direction. Therefore, Schenck does not disclose or suggest inverting a plurality of signals only when at least a predetermined number of the signals transition in a

predetermined direction as presently claimed. Claim 10 and 18 provide language similar to claim 1. As such, the claimed invention is fully patentable over the cited reference and the rejection should be withdrawn.

Claim 4 provides a transition checker circuit configured to present a plurality of transition signals each indicating a transition direction of one of the signals. Despite the assertion on page 4 of the Office Action, Schenck appears to be silent regarding any circuitry indicating a transition direction of the bus signals. Claim 13 provides language similar to claim 4. Therefore, the Examiner is respectfully requested to either (i) clearly and concisely identify the signals of Schenck allegedly similar to the claimed transition signals or (ii) withdrawn the rejections to claims 4 and 13.

Claim 6 provides (i) a plurality of flip-flops configured to present the signals as a plurality of sampled signals, (ii) a plurality of inverters configured to present the signals as a plurality of inverted signals and (iii) a plurality of logic gates configured to present the transition signals in response to the sampled signals and the inverted signals. Despite the assertion on page 5 of the Office Action, Schenck appears to be silent regarding both (i) the inverted signals and (ii) the logic gates responsive to the inverted signals and the sampled signals as presently claimed. Claims 9 and 15 provides language similar to claim 6.

Therefore, the Examiner is respectfully requested to either (i) clearly and concisely identify (a) the signals of Schenck alleged similar to the claims inverted signals and (b) the elements allegedly similar to the claimed logic gates or (ii) withdraw the rejections to claims 6, 9 and 15.

As such, the presently claimed invention is fully patentable over the cited references and the rejection should be withdrawn.

Accordingly, the present application is in condition for 'allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicants' representative at 586-498-0670 should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge Deposit Account No. 12-2252.

Respectfully submitted,

CHRÌSTOPHER P. MAIORANA, P.C.

Christopher P. Maiorana Registration No. 42,829

Dated: December 14, 2004

c/o Henry Groth
LSI Logic Corporation
1621 Barber Lane, M/S D-106 Legal
Milpitas, CA 95035

Docket No.: 1496.00150